JUL. 31, 1984 JUNO-106

# JUNO-106

# **SERVICE NOTES**

### First Edition

### **SPECIFICATIONS**

KEYBOARD

61 keys, 5 octaves, C scale

DCO

TUNE LFO MOD.

±50 cents +400 cents

BENDER

+1200 cents

VCF

CUTOFF FREQ.

RESONANCE

0 to self oscillation ±14 octaves

ENV MOD. LFO MOD.

+3.5 octaves ±3.5 octaves

BENDER KEY FOLLOW

+3/-2 octaves

5Hz to 50kHz

ENV

ATTACK TIME

**DECAY TIME** SUSTAIN LEVEL

1.5ms to 3s 1.5ms to 12s 0 to 100% 1.5ms to 12s

RELEASE TIME

LFO

0.1Hz to 30Hz

**DELAY TIME** 0 to 3s

L: -30dBm; M: -15dBm;

H: 0dBm

DIMENSIONS

**AUDIO OUTPUT** 

RATE


992(W)x320(D)x120(H)mm 39-1/16(W)x12-5/8(D)x


4-11/16(H) in.

WEIGHT

10kg/22 lb.

POWER CONSUMPTION 25W (20W--100V)












All switches: KHH10910 (13169633)







	Button	Part No.	
	WHITE	1P	22475593
W		2P	22475590
		3P	22475587
	BLUE	1P	22475594
В		2P	22475591
		3P	22475588
	ORANGE	1P	22475595
0		2P	22475592
		3P	22475589



### **PARTS CHANGE NOTES**

IC1 CPU BOARD **IC29 MODULE BOARD** 

Various CPUs used on both boards 1. μPD7810G.........CPU Board, Module Board without internal ROM 2. μPD7811G-033/037/076 .CPU Board. Module Board with internal ROM that contains program for different model 3. μPD7811G-102-### . . . , with internal ROM that contains program dedicated to Module Board of JUNO-106 4. μPD7811G-101-### . . . . with internal ROM that contains program dedicated to CPU Board of

CPUs of 1 and 2 need an external ROM:

CPU Board - IC2 Module Board - IC37

CPU of 3 or 4 can replace existing CPU regardless of presence or absence of ROM. Although both CPUs do not require external ROM, it is harmless for their performance.

JUNO-106

### **WAVE GENERATOR** ICs 4, 8, 12 MODULE BOARD

Three versions used on the board

1. MC5534 . . . . incomplete 2-channel

2. MC5534-1 . . . .1-channel

3. MC5534A . . . . complete 2-channel

When replacing existing MC5534 series, use only MC5534A for better performance and easier job.

NOTE: Two ICs of 1 or 2 are accommodated together in the same mounting holes which are originally designed for one IC.

### VCF/VCA ICs 3, 5, 7, 9 MODULE BOARD

Change from A1QH800170 to A1QH80017A Compatible with each other. However, to avoid timbre difference among voices, mixing use of two versions in a unit is not recommended.

### ICs 16, 19, 20 MODULE BOARD

Both TL072CP and TL082CP can be used.

### ICs 23, 24, 26 MODULE BOARD

TC4051B (Toshiba) cannot be used.

### PORTAMENTO SWITCH/ SLOT **BENDER PANEL**

SN 435500-up

Switch, . . . . . . . . from SLE-622-18P (SLE622-9C with an aluminum sleeve) to SLE622-9C and synthetic knob (22475336).

> This change is to reduce the chance of RAM memory from being shifted by static charges entering through

the switch.

Bender Panel . . . . For accommodating above-mentioned square knob, mounting slot in the

Bender Panel is also squared.

### RUBBER FEET CABINET

From G-5 to G-7 

Also diameter is different between the two.

To rest the unit level use four of a size.

### JAPANESE VERSION ONLY

SN 418100-up

Transformer, . . . . . change to 22455380N0 100V only.

SN 419000-up

Power Cable, . . . . change from detachable Cord Set (13439825) to Non-detachable cable (13439801) which requires Cord

> Holder (22195549) and Bushing instead of AC Inlet.

### PARTS LIST

	LIST
CASE	
21135130	Cabinet
21125189	Side panel (right)
21125190	Side panel (left)
22125519	Bracket (R.L same)
22215408	Top panel
22215722	Bender panel (SN 380100-425499)
22215722A	Bender panel (SN 435500-up)
22235320	Blind
22245511	LED Display window
12359104	Rubber foot G-5
	h: 15mm (SN 380100-405699)
or	(0.6 in.)
12359105	Rubber foot G-7
	h: 10mm (SN 405700-up)
	(0.4 in.)
KNOD DIIT	TON
KNOB, BUT	
22475326	Knob VOLUME, PORTAMENTO
22475324	Knob slide Pot, SV
22475325	Knob slide SV
22475336	Knob PORTAMENTO (SN 435500-up)
22475593	Button (white) 1P
22475590	Button (white) 2P
22475587	Button (white) 3P
22475594	Button (blue) 1P
22475591	Button (blue) 2P
22475588	Button (blue) 3P
22475595	Button (orange) 1P
22475592	Button (orange) 2P
22475589	Button (orange) 3P
POWER SWI 13149108	WK2A44 3A
or 1414910	1801–0121
	CH KHH10910
13169633	КНН10910
13169633 LEVER SWI	КНН10910
13169633 LEVER SWI	KHH10910  TCH  SLE622-18P (SN 380100-425499)
13169633 LEVER SWI	KHH10910  TCH  SLE622-18P (SN 380100-425499)  SLE622-9C with aluminum sleeve
13169633 <b>LEVER SWI</b> 13139137	KHH10910  TCH  SLE622-18P (SN 380100-425499)  SLE622-9C with aluminum sleeve
13169633 <b>LEVER SWI</b> 13139137	TCH  SLE622-18P (SN 380100-425499)  SLE622-9C with aluminum sleeve
13169633 LEVER SWI 13139137 13139152	TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)
13169633  LEVER SWI 13139137  13139152  SLIDE SWIT	KHH10910  TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)
13169633  LEVER SWI 13139137  13139152  SLIDE SWIT	TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)  **CH** SSP323-12N
13169633  LEVER SWI 13139137  13139152  SLIDE SWIT 13159334	KHH10910  TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)  TCH  SSP323-12N MEMORY PROTECT, OUTPUT LEVEL, FUNCTION
13169633  LEVER SWI 13139137  13139152  SLIDE SWIT 13159334  13159147	KHH10910  TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)  TCH  SSP323-12N MEMORY PROTECT, OUTPUT LEVEL, FUNCTION SSY022-6N PWM, VCF ENV, VCA
13169633  LEVER SWI 13139137  13139152  SLIDE SWIT 13159334  13159147	KHH10910  TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)  TCH  SSP323-12N MEMORY PROTECT, OUTPUT LEVEL, FUNCTION SSY022-6N PWM, VCF ENV, VCA
13169633  LEVER SWI 13139137  13139152  SLIDE SWIT 13159334  13159147	KHH10910  TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)  TCH  SSP323-12N MEMORY PROTECT, OUTPUT LEVEL, FUNCTION SSY022-6N PWM, VCF ENV, VCA
13169633 LEVER SWI 13139137 13139152 SLIDE SWIT 13159334 13159147 13159506	KHH10910  TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)  TCH  SSP323-12N MEMORY PROTECT, OUTPUT LEVEL, FUNCTION SSY022-6N PWM, VCF ENV, VCA
13169633  LEVER SWI 13139137  13139152  SLIDE SWIT 13159334  13159147 13159506  PCB ASS'Y	KHH10910  TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO SLE622-9C (SN435500-up)  TCH  SSP323-12N MEMORY PROTECT, OUTPUT LEVEL, FUNCTION SSY022-6N PWM, VCF ENV, VCA
PUSH SWITC 13169633 LEVER SWI 13139137 13139152 SLIDE SWIT 13159334 13159147 13159506 PCB ASS'Y 76139140 76139170	TCH  SLE622-18P (SN 380100-425499) SLE622-9C with aluminum sleeve PORTAMENTO  SLE622-9C (SN435500-up)  TCH  SSP323-12N MEMORY PROTECT, OUTPUT LEVEL, FUNCTION SSY022-6N SW3028-4  HPF

76139350	JACK BOARD	(pcb 22915899	))
76139410	BENDER BOARD	(pcb 22915899	
76139380	MIDI BOARD	(pcb 22915899	
76139121	POWER SUPPLY	(pcb 22915900	))
	BOARD	100/117V	
76139124	POWER SUPPLY	(pcb 22915900	))
76120111	BOARD	220/240V	`
76139111	FUSE BOARD	(pcb 22915981 100/117V	.)
76139114	FUSE BOARD	(pcb 22915981	)
		220/240V	,
JACK			
13449126	HLJ0520-01-010	0	stereo
13449125	HLJ0520-01-110		mono
13429168	MIDI3-NS		DIN Triple
			•
FUSE			
12559335	CCC 1 04		
12559510	GGS 1.0A CEE T400mA		pri. 100/117V pri. 220/240V
12559510	CEE T1.6A		sec. 200/240V
12559511	CEE T500mA		sec. 200/240V
			200. 200, 200
DENDED III	NIT		
23275751	PB-9		
23273731	FD-3		
POSISTOR			
5229919	ERS-A33J 561T	560	
RESISTOR	ARRAY		
13919310	RM-8 103J	10K x 8	
13919311	RM-8 223J	22K x 8	
13910114	RGSD 4x223K	22K x 4	
13919146	RKM14L503F	R-2R 12 bit	
POTENTIO	METER		
[Slider]			
13339445	EWA-NKOD15B54	50KB	30mm stroke
13339339	S2018P405-50KE	3 50KB	20mm stroke
[D-41			
[Rotary]		FOTT	
13279750	EVJ-ELAE02B54	50KB	TUNE
13219241	EVH-5XAP20B54	50KB	PORTAMENTO
13219756	EWJ-EJAP20B14	10KB x 2	VOLUME
[Trimmer]			
13299182	EVN-E4AA00B53	5KB	
13299191	EVN-C3AA00B23	2KB	PS BRD, VR1
			(SN 442000-up)
13299183	EVN-E4AA00B14	10KB	•
13299184	EVN-E4AA00B24	20KB	
13299185	EVN-E4AA00B15	100KB	
13299186	EVN-E4AA00B54	50KB	
13299554	RVS0707V101-3-	-502 (BUL) 5KB	PS BRD, VR2

COIL		
12449229	FKOB160MH15	AC Line Filter
or		
12449244	SC-02-15E	AC Line Filter
13529105	DSS310-55D2	223S EMI Filter
	ANSFORMER	
22455371U0		100/117/220/240V
22455380NO		100V only
DIODE		
15019126	1SS-133	
15019120	1B4B41	rectifier bridge
15019243	2B4B41	rectifier bridge
15019204	1SR35-200	rectifier bridge
15019531	RD-6.8EB-3	zener
15029103	TLR-124 (LI	
15029105	TLG-124A (I	
15029175	LB-602VA2-1	l (LED) display
рното соц	IDI ED	
15229709	TLP552	
IC		
IMPORTANT:		
	ADTC CHANCE	NOTES and schematic diagram
		EVELY USED SEMICONDUCTORS
15179184	μ <b>PD-</b> 7810G	CPU external ROM
13173104		ion for both CPU and MOD Board
15179190		.02-36 CPU internal mask-ROM
15179194	μ <b>PD-7811G-1</b>	version for MODULE BOARD 01-36 CPU internal mask-ROM
13173134	μευ-/811G-1	version for CPU BOARD
15179649	2764-A649	EPROM CPU Board
15170650	07(/ 7(50	for external version CPU only
15179650	2764-B650	EPROM Module Board
	mass	for external version CPU only
15179317	TC5517APL	RAM
or		
15179330	MB8416-20L	RAM
15179185	M82C53	Triple Programmable Interval Timers
15159310н0	UD1/555PD	Dual Binary To 1-0f-4
1313931080	пи14333БР	
15159503	ТС40Н000	Decoder/Demultiplexer
15159505	TC40H000	Quad 2-Input NAND Gate
		Hex Inverter
15159514	ТС40Н032	Quad 2-Input OR Gate
15159506	тс40н138	3 to 8 Line Decoder/ Demultiplexer
15159532	TC40H161P	4 bit Counter
15159508	TC40H373	Octal D-type Latch
15159128T0		Hex Buffer
15159113	HD14051BP	8ch Multiplexer/
10109110	107105	Demultiplexer
		(exclude TOSHIBA)
		(exclude 105HIDA)

COIL

15159114T0	TC4052BP	Differential 4ch Multiplexer/
		Demultiplexer
15159116T0		Hex Inverter
15159133	TC40174BP	Hex D-Type Flip-Flop
15159701	M54522P	Transistor Array
or		
15159704T0	TD62084AP	
15149110B0	M54562P	Transistor Array
or		
15159117	M54564P	Transistor Array
15169346	HD74LS03	Quad 2-Input NAND Gate
15169117НО	HD7407P	Hex Buffers/Drivers
15189115	TL-022CP	Low-Power OP Amp
or		
15189146	IR9022	Low-Power OP Amp
15189119	TL-062CP	Low-Power JFET-Input OP Amp
15189154	TL-064	Low-Power JFET-Input OP Amp
15189129	TL-072CP	Low-Noise JFET-Input OP Amp
15189118	TL-082CP	JFET-Input OP Amp
15189136	M5218L	Low-Noise OP Amp
15189142	TA75558S	Low-Noise OP Amp
15229802	BA662A	VCA Custom IC
15229816	MC5534A	Wave Generator Custom IC
15229817	A1QH800170	VCF, VCA Custom IC
or		
152298170A	A1QH80017A	VCF, VCA Custom IC
15219124	μ <b>PC1252H2</b>	VCA
15219213	MN3009	BBD
15169504	MN3101	BBD DRIVER
15199106M0	AN7805	Voltage regulator
15199117	M5230L	Voltage regulator
15199123	M5231L	Voltage regulator
		- <del>-</del>

### CAPACITOR

13589465	ECQ-U2A473MN	Line Capacitor
13529104	DE7150F472MVA1	Line Capacitor
13659214M0	ECET25R682SW	6800µF/25V
13659223M0	ECET35R332SW	3300uF/35V

### TRANSISTOR

IIIANOIOIO				
15119113	2SA1015-GR	(or	15119112	2SA1015-Y)
or				
15119106DR	2SA933-R	(or	151191061	00 2SA933-Q)
or				
15119124	2SA1115-F	(or	15119129	2SA1115-E)
15119814	2SB1015-D			
15129114	2SC1815-GR	(or	15129115	2SC1815-Y)
or				
15129113	2SC1740-R	(or	15129141	2SC1740-Q)
or				
15129135	2SC2603-F	(or	15129140	2SC2603-E)
151291080A	2SC945 Sele	cted	For Nois	se Generator
15129136	2SC2878A			
15129827	2SD1406-0			
15139103	2SK30A-GR	(or	15139101	2SK30A-Y)

### AC CORD, AC CORD SET

13439812F0	AC	Cord	Set	UC	-704-J01			11	7V
13439813F0	AC	Cord	Set	EC	-210-J06			22	20V
13439817F0	AC	Cord	Set	EC	-702-J05		24	V٥	2P
13439814F0	AC	Cord	Set	SC	-415-J06		24	٧O	3P
13439825F0	AC	Cord	Set	DC	-320-J01			10	00V
or									
13439801	AC	Cord		VF	F 2.5m			10	00V
13429710	AC	Inle	t				117	/22	20V
13429709	AC	In1e	t					24	¥0V
12369504	SR-	-4N-4		Co	rd Bushi	ng .			
				100V	version	without	AC	Inl	Let
22195549				Co	rd Holde:	r			
				100V	version	without	AC	In]	Let


### OTHERS

12389728	KMFC1034T1	8MHz	ceramic resonator
			MASTER OSC MOD BOARD
12389719	KMFC1007T31	12MHz	ceramic resonator
			(CPU/MOD BOARDS)
12569149	BR2325-1HC	Lithi	ium Battery

### KEYBOARD


KEIDOAND		
76139200	SK361GR	61 Keys

SK361GR Parts List




1	22575136	Natural Key C.F
1	22575137	Natural Key D
1	22575135	Natural Key E.B
1	22575138	Natural Key G
1	22575134	Natural Key A
1	22575139	Natural Key C'
2	22575140	Sharp Key
3	22175132	Key Spring
4	7612721000	Chassis H140
5	22155716	Guide Bushing
6	22265147	Level Felt H143
7	7612722000	OPH221,2(pcb 052H462)
8		Nylon Rivet (NRP-345)
9	2218520700	Contact Rubber
	2218520800	Contact Rubber
10	22135406	Key Stopper H6
11	22035120	Chassis Bracket

### **BLOCK DIAGRAM**



# CIRCUIT DESCRIPTIONS GENERAL

There are two CPUs on the JUNO-106: IC1 (master on CPU Board) and IC29 (slave on Module board), Two CPUs share the tasks as shown below:



### **CPU BOARD**

Master CPU μPD7810/7811

DESIGNATI	ON	PIN NO.	FUNCTION
AN	AN0	34	7
(ANALOG	1	35	Analog Input
INPUT)	2	36	1
	3	37	1
	4	38	BENDER CV
	5	39	LFO SENSE
	6	40	BENDER POLARITY
	7	41	LFO TRIGGER
PORT A	PA0	1	7
	1	2	
	2	3	
	3	4	CWITCH DEAD
	4	5	SWITCH READ
	5	6	
	6	7	
	7	8	
PORT B	PB0	9	٦
	1	10	
-	2	11	
	3	12	0.000 437 50 00000
	4	13	DISPLAY LED DRIVE
	5	14	
	6	15	
	7	16	
PORT C	PC0	17	MIDI/SLAVE SERIAL OUTPUT
	1	18	MIDI/SERIAL INPUT
	2	19	MIDI/SLAVE CPU SELECT SIGNAL
			OUTPUT
	3	20	PEDAL HOLD SWITCH INPUT
	4	21	PROTECT SWITCH INPUT
	5	22	CASSETTE INTERFACE INPUT
	6	23	OACCETTE INTEREACE CUITRUT
	7	24	CASSETTE INTERFACE OUTPUT
PORT D	PD0	55	7 7
(Data Bus)	1 [	56	
	2	57	ROM ROM 7
	3 [	58	RAM RAM
	4	59	ADDRESS DATA SW SCAN
	5	60	
	6	61	
	7	62	_
PORT F	PF0	47	¬ ¬ RAM
	1 [	48	ADDRESS
	2 [	49	ROM _
	3 [	50	ADDRESS
	4 [	51	_
	5	52	ROM/RAM SELECT
	6	53	☐ LED DYNAMIC SCAN & A/D
	7	54	→ MULTIPLEXER ADDRESS
XTAL-1		31	7 INPUTS FOR INTERNAL CLOCK
XTAL-2		30	☐ OSCILLATOR
RESET		28	RESET PULSE INPUT
RD	. [	44	RAM/ROM READ PULSE
WR	[	45	RAM/LATCH WRITE PULSE
ALE		46	ADDRESS LATCH PULSE
MODE 0		29	1: EXTERNAL ROM,
	1		0: INTERNAL ROM
MODE 1		27	0: EXTERNAL ROM,
	1		1: INTERNAL ROM

The master CPU sends the slave CPU instructions and data to be performed by the slave through a line in serial format at 31.25 kbaud. The master also sends and receives MIDI data at 31.25 kbaud.


Although the master CPU sends out data for both MIDI OUT and the slave CPU from the same port C-0 at the same baud rate, it does not comply with MIDI specification in transmitting data to the slave CPU. The master CPU directs data to the correct route by applying a switching signal through port C-2 to IC14 date: H for slave and L for MIDI OUT.

### SWITCH READING

Master CPU IC1 on the CPU board reads 61 keyboard switches and 42 switches (Top panel, Rear panel) every 1.6ms. The CPU knows the status of the switches through the matrix consisting of 8X14; 14 times through one cycle. 8 at a time.

Scanning data from port D of IC1 is latched at IC7 outputs, and causes IC8 decoder to have sequential lows at its output pins on every negative going of G2A according to code on "C B A". The CPU reads, through port A, the keyboard switches on a "busbar" that is currently at low.

After  $500\mu s$  has passed, IC1 starts reading the 42 switches in a similar way; this time through IC9 and port A.



### KEYBOARD MATRIX


IC8				Por	t -A			
CBA	0	1	2	3	4	5	6	7
000	C2	C#	D	D#	E	F	F#	G
001	G#	Α	A#	В	C3	C#	D	D#
010	E	F	F#	G	G#	Α	A#	В
011	C4	C#	D	D#	E	F	F#	G
100	G#	Α	A#	В	C5	C#	D	D#
101	E	F	F#	G	G#	Α	A#	В
110	C6	C#	D	D#	E	F	F#	G
111	G#	Α	A#	В	C7	(C#)	(D)	(D#)

### SWITCH MATRIX

IC9				Po	rt-A			
CBA	0	1	2	3	4	5	6	7
010				Bank	numbe	r		
0.0	1	2	3	4	5	6	7	8
011				Patch	numbe	er		
L	- 1	2	3	4	5	6	. 7	8
		Range	9	Wave	eform		Choru	S
100	16′	8′	4'	几	1	off	1	2
101	PWM	ENV	VCA	Н	PF	,	not use	4
	(L/M)	(+/)	(E/G)	(0,1	,2,3)	] '	101 430	4
110	KEY	Poly 1	Polv 2	MIDI	MIDI	mode	not	Group
	trans	101,	7 01,7 2	chan	(1,	2,3)	used	SEL
111	Patch	Manual	Write	Save	Vrify	Load	not	used
	shift				,			

### LED LIGHTING

The LEDs in the table are lit sequentially in dynamic format.




PF				Po	ort-B			
76	0	1	2	3	4	5	6	7
00		•	Bar	nk num	ber disp	lay		
"	(d)	(e)	(g)	(f)	(dp)	(c)	(b)	(a)
01			Pat	ch nun	ber disp	olay		
•.	(d)	(e)	(g)	(f)	(dp)	(c)	(b)	(a)
		Range		Wave	eform	not	Cho	orus
10	16′	8′	4'	几	1	used	1	2
11	KEY trans	Poly 1	Poly 2	Save	Vrify	Load	Group A	Group B

### POTENTIOMETER & BENDER READINGS

Multiplexers IC1 and IC4 combine 16 pots VR1–VR16 into four channels and connect them to AN0–AN3 of CPU IC1 as shown below. To AN4–AN7 connect directly outputs from Bender Board Pots.

Two analog parameter groups - - - AN0-AN3 and AN4-AN7 are accommodated independently by two A/D converters in IC1.

NOTE: The master CPU does not transmit information coming through AN4-AN7 to the slave but to MIDI OUT. The bender outputs are also read by the slave CPU for use to control Juno-106 proper.



### KEY ASSIGNMENT

The master CPU IC1 contains two key buffers in internal RAM: one for MIDI keys and one for built-in keyboard; each buffer maps (stores) the On/Off events of keys as they are played on the associated keyboad.

The master CPU performs logical inclusive OR of these two maps at an interval and takes necessary steps whenever the OR output of a particular note shows a difference from that of the preceding cycle.

- a) When OFF to ON (a new key pressed) transition, the master CPU informs the slave CPU (on the Module board) of the note value, note ON and a module to be assigned to the key.
- b) When ON to OFF (a key released), instructs the slave to free the voice from the key.


This OR sysstem allows MIDI and built-in keyboard to be played simultaneously. However, the system does not generate retrigger pulse, that is, when a key is already held down, pressing the same key on the other keyboard has no

effects to the voice.

The master transmits data including the above to the slave in serial format and lets the slave works accordingly.

### RAM & PARAMETER BUFFER

IC13 of CPU board is a 2048-byte RAM which is capable of storing 128 batches (128 presets). The address map below illustrates how 16-pot parameters and 12-switch status (on the front panel) for a particular preset voice are stored in the RAM.



### DATA TRANSFERRING FROM RAM TO BUFFER

On power-up the CPU reads a set of panel settings (16-pot and 12-switch) from the RAM memory addressed by default Group, PATCH and BANK buttons. The CPU then writes this data into an internal buffer called Parameter Buffer.

Whenever another Group, BANK or PATCH button is selected, the CPU replaces contents in the buffer with the new ones that are read from the RAM; the CPU also sends the information to the slave CPU on the Module board to make new setting effective on the voice(s).

### EDIT

The master CPU updates the parameter buffer upon receiving outputs from editable controls and switches (on the panel) or upon recognizing messages (MIDI FUNCTION set in III).

### WRITING INTO RAM


When a writing procedure is performed on the panel, the master CPU writes the contents in the buffer into the RAM, renewing RAM data to the edited values.

### RAM ADDRESS, RAM SELECTION

To gain access to 2048-byte memories in the RAM, 11 address lines are required (2<sup>11</sup>=2048). In addition to lower 8 bits provided by address latch IC6, higher 3 bits are supplied from CPU port F (PF0—PF2). Selection between RAM and ROM is established by PF5.


### TAPE INTERFACE

The data transferring between JUNO-106 tape interface and the tape are to be configured as follows:



### SAVE


During the SAVE routine data of 1024 bytes (data group) are sent out twice from PC6 and PC7 of the master CPU. Each data is represented in 2-bit code that is selected between two available codes depending on values of the adjacent data. This selectable code arrangement makes every data distinct from the neighbors when converted into analog form at R22, 23 and 24.



### LOAD

The audio waveform from the tape coming into Jack board is first differentiated and smoothed through IC12a and IC13b and converted to a rectangular (pulse) at IC13a output. The pulse is then applied through PC5 to the master CPU which measures the period of the pulse by detecting level changes (edges). The CPU recognizes the waveform as a useful data when the period is: a) less than 416 $\mu$ s as a 0 and b) within 416 $\mu$ 960 $\mu$ s as a 1.

The CPU will cease Load routine when it correctly reads entire 1024-byte data group. The following conditions will cause the CPU to issue an error indication:



A byte is constructed in incorrect format.

Pass word recorded on the tape before the actual data is not found.

Checksum indicates unequal answer.

Length of the half-period is more than  $960\mu s$ .


### VERIFY

Verify circuitry and program work in similar way as in LOAD except that the 1024-byte data is checked against data in the RAM. In this case descrepancy between RAM and the tape is added to error conditions mentioned in the above LOAD routine.

### **MODULE BOARD**

Slave CPU  $\mu$ PD7810/7811

Slave CPU µPD7		<del></del>								
DESIGNAT		PIN NO.	FUNCTION							
AN	AN0	34	TUNE							
(ANALOG	1	35	PORTAMENTO							
INPUT)	2	36	LFO TRIGGER SWITCH							
	3	37	LFO SENSE (DEPTH)							
	4	38	BENDER VCF SENSE							
	5	39	BENDER VCO SENSE							
	6	40	BENDER POLARITY							
	7	41	BENDER CV							
PORT A	PA0	1	S/H DEMULTIPLEXER CHANNEL							
	1	2	SELECT							
i	2	3								
	3	4	NOT USED							
	4	5	S/H DEMULTIPLE- DCO CV							
· ·	5	6	XER CHIP SELECT VCF CV							
	6	7	VCA CV							
	7	8	NOT USED							
PORT B	PB0	9	7							
	1	10	D/A CONVERTER DATA OUT							
	2	11	(UPPER 6 BITS)							
	3	12								
	4	13	_							
	5	14	7,107,11055							
	6	15	NOT USED							
DODT 0	7	16	-J							
PORT C	PC0	17	NOT USED							
	1	18	SERIAL DATA RECEIVE LINE							
	_	19	(FROM CPU BOARD)							
	2		7							
	3 4	20	D/A CONVERTED DATA OUT							
			D/A CONVERTER DATA OUT							
	5 6	22	(LOWER 6 BITS)							
	7	24								
PORT D	PD0	55								
TONTE	1	56								
	2	57								
	3	58	ADDRESS LSB 8 BITS							
	4	59	DATA OUT							
	5	60	DATAGOT							
	6	61								
	7	62								
PORT F	PF0	47	7							
	1	48								
	2	49	ADDDESS MOS S SITS							
	3	50	ADDRESS MSB 6 BITS							
	4	51								
	5	52								
	6	53	T DANCE SELECT							
	7	54	RANGE SELECT							
XTAL-1	-	31	12MHz CLOCK INPUT							
XTAL-2	1	30	J 12WHZ CLOCK INPOT							
RESET	İ	28	RESET PULSE INPUT							
RD	Ì	44	ROM READ TIMING PULSE							
WR	1	45	8253 LATCH WRITE TIMING PULSE							
ALE	1	46	ADDRESS LATCH TIMING PULSE							
MODE 0		29	1: EXTERNAL ROM,							
			0: INTERNAL ROM							
MODE 1	1	27	0: EXTERNAL ROM,							
			1: INTERNAL ROM							



OSC, DCO

### OSC

The oscillator consists of a master oscillator (8MHz) and a divider IC35. The IC35 divides 8MHz by two, four or eight according to a position of RANGE (4', 8', 16') on the panel and feeds it to DCOs IC33 and IC34 which are 16-bit Programmable Interval Timers.


### DCO

Each of three counters in one Timer divides OSC frequency by a number defined by a divide data represented on the data bus of the slave CPU IC29. The

divide data is the sum of a key number and the outputs from LFO, Bender, Portamento and Tune for a particular note. The resultant at the output of each counter will be a rectangular of audio frequency.

### D/A CONVERTER


In controlling voices the slave CPU does not output each parameter independently, rather, it integrates some of parameters that are needed for a particular destination (DCO, VCF or VCA) and represents them as a 12-bit data (upper 6 bits at PB0—PB5 and lower 6 bits at PC2—PC7). The data is converted into an analog voltage which is conditioned and routed to the destination module from the demultiplexer (IC23, 24 or 26) as shown below.



Note that the select code and INH for IC26 are level shifted at IC25 output. This is because that IC26 operates from  $\pm$  15V.

This document was cleaned, Service Bulletins added and made available as free download by synfo.nl

### **WAVE GENERATOR**



MC5534 (IC 4, 8 and 12) is, with a given rectangular at CLK IN, capable of generating three different waveforms; divided by two rectangular, sawtooth and variable-width rectangular (Pulse Width Modulated). There are three versions in MC5534 series; of these MC5534A is the latest version containing complete two identical circuits. See Parts Change Notes in the Parts List section for detail.

### SUB OSCILLATOR

This is self-explaining from the figure. The output amplitude being variable to a change of collector supply voltage (SUB LEVEL).

### SAWTOOTH

For sawtooth and PWM waveforms, DCO CV is applied from the slave CPU in addition to DCO output.

The DCO CV will keep the sawtooth and pulse amplitude nearly constant (approx. 12Vp-p) over the frequency range (detailed later). Therefore, DCO CV includes LFO, BENDER, PORTAMENTRO and TUNE data as well as key value, but it does not contain RANGE data; the DCO CV sees RANGE at the output of 4052 (IC2, 6 or 10) which selects among R85, 86 and 87 in accordance with RANGE code (PF6 and 7 of the slave CPU). The DCO CV charges C54 through R85 (if 16') and discharges through transistor E on the positive going edges of DCO. If the RC time constant (C54 and R85, 86 or 87) remains unchanged, sawtooth amplitude becomes low at 4'. The same principle applies to key range over the keyboard; the output amplitude decreases as the note runs high. Therefore, DCO CV is made to become higher in proportion to key number.


### PULSE MODULATED WAVE


At ICB input, sawtooth wave is compared with PWM CV that determines the pulse duratation of ICB output; duty ratio is 50% at +6V PWM CV and 95% at +0.6V. With PWM OFF, PWM CV is -0.8V; this can swing and keep ICB output to High, disabling the rectangular.


### VCF, VCA


A1QH80017A is a one-chip VCF and VCA. Both VCF and VCA are individually controlled by the several parameters integrated into one voltage: VCF CV contains CUT OFF (VCF) frequency, ENV, LFO, Key follow and Bender; VCA CV includes ENV and GATE.

### IC DATA










### **↑ PANEL BOARD**

**76139320** (pcb 22915911)

View from foil side

CPU BOARD →

**76139140** (pcb 22915901)



### NOTE: BACKUP CIRCUITRY/BATTERY (CPU BOARD)

### GROUNDING IC4 OPEN TERMINALS

- Mandatory On Units with Serial Numbers Up To 439000 -

To insure a longer battery life, short together IC4's pins 4, 5 and 7 (or a DG terminal) of the CPU board.


In practice, first connect a jumper wire to a digital GROUND and then to pins 4 and 5 to protect IC4 against static charges.


### REPLACING BATTERY

Also replace the battery that cannot supply more than  ${\bf 2.8V}$  under installed condition.

In replacing, be sure to observe polarity of the battery.


After mounting, check the voltage; it must be more than 3V.





### **MODULE BOARD**

76139170 (pcb 22915902)




830 Resistor R20J Metal oxide film resistor 1% 100ppm Posistor (560 ohm)

Non-polar electro capacitor

- Ceramic capacitor
- Electrolyte capacitor 0
- Transistor 2SC-1815-Y or -1815-GR
- Transistor 2SA-1015-Y or -1015-GR Transistor 2SC-945P (selected for noise generator)
- Diode 1SS-133
- Trimmer pot. H0615C119 472: 4.7K 103: 10K 223: 22K 473: 47K 104: 100K

2 3 5 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 16 17




### **PARTS DESIGNATION** (in Dotted line, Schematic Diagram)

PCB 291-902 2291590203

CH1	R8	7 R	R86	R85	IC10.X		C44	C53	R100	CEE	CE2			R101	D6	R102	R103			C56	Trl8	R107	VR26	R109	VR29	R110	R113	C61	VR28	C59	VR27	R108
CH2	R8	3 R	884	R82	IC10.Y	043	044	C52	KIOO	633	653		Tr16	R97	D5	R99	R98	IC12		C50	Tr15	R88	VR21	R91	VR24	R90	R94	C48	VR23	C46	VR22	R92
СН3	R5	1 R	250	R49	IC6.X	C21	C22	C32	R66	C22	C31	COO	Tr12	R67	D4	R68	R69	IC8	IC9	C34	Trll	R72	VR16	R74	VR19	R75	R78	C39	VR18	C37	VR17	R73
CH4	R4	7 R	148	R46	IC6.Y	021	022	C30	K00	633	631	623	Tr9	R61	D3	R63	R62	100	IC7	C28	Tr8	R52	VR11	R55	VR14	R54	R58	C26	VR13	C24	VR12	R56
СН5	R1	7 R	116	R15	IC2.X	C2	C3	C13	R30	C1 /	C12	C/	Tr5	R31	D2	R32	R33	IC4	IC5	C15	Tr4	R36	VR6	R38	VR9	R39	R42	C20	VR8	C18	VR7	R37
СН6	R1	3 R	14	R12	IC2.Y	02	0.5	C11	К30	014	612	C4	Tr2	R27	D1	R29	R28	104	IC3	С9	Trl	R18	VR1	R21	VR4	R20	R24	С7	VR3	C5	VR2	R22

This document was cleaned, Service Bulletins added and made available as free download by synfo.nl

CH1	R111	R112	VR30	Tr20	R105	R106	C58	R3	C60	C57	TP19	TP8
CH2	R89	R93	VR25	Tr17	R95	R96	C49	R4	C47	C51	TP18	TP9
СН3	R76	R77	VR20	Tr13	R70	R:71	C36	R5	C38	C35	TP17	TP10
СН4	R53	R57	VR15	Tr10	R59	R60	C27	R6	C25	C29	TP16	TP11
СН5	R40	R41	VR10	Tr6	R34	R35	C17	R7	C19	C16	TP15	TP12
СН6	R21	R23	VR5	Tr3	R25	R26	С8	R8	С6	C10	TP14	TP13




### MIDI BOARD


**76139380** (pcb 22915899)


### JACK BOARD

**76139350** (pcb 22915899)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39







11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


# A B C D E F G H I J K

### **BENDER BOARD**

1 2

3


76139410 (pcb 22915899)



### **FUSE BOARD**

10

76139111 100/117V (pcb 22915981) 76139114 220/240V (pcb 22915981)





# BENDER BOARD SENDER BOARD

### POWER SUPPLY BOARD


76139121 100/117V (pcb 22915900) 76139124 220/240V (pcb 22915900)


P Q R S T U








### IC DATA



























### **ADJUSTMENT**

Adjustment must be performed in the order listed below.



### CAUTION

Allow at least 10 minutes for warmup period; mandatory upon VCF adjustments.


# 1. DC SUPPLY VOLTAGES (POWER SUPPLY BOARD)

### CAUTION

Any slight adjustment on this board must be followed by a complete adjustment of the rest. Do not touch the trimmers inadvertently before checking the test points for voltage.

Test instrument: Digital voltmeter with 10mV resolution

- 1-1. Adjust VR1 for -15V ± 10mV at (A).
- 1-2. Adjust VR2 for +5V ± 10mV at (B).
- 1-3. Verify +15V ± 0.8V at ©.
- 1-4. Verify +5V ± 0.5V at (D)



### TEST PROGRAM

The following adjustments can be performed with the aid of Test Program stored in the CPU on the CPU Roard

To enter the test mode, hold KEY TRANSPOSE down and turn the JUNO-106 ON; the display window will

read indicating that the unit is in the test mode. During the test mode, each switch serves as follows:

SWI	тсн		FUNCTION DURING THE TEST MODE
KEY ASSIGNMENT	POLY 1	UNISON:	All six modules are assigned simultaneously to a key being pressed.
ASSIGNIVIENT	POLY 2	NON ROTARY:	The voices are assigned to the keys played in the order CH1 to CH6 as long as the previous keys are held down.  One-key staccato always sounds CH1 only.
		The display wir	ndow indicates currently assigned channel number.
	POLY 1 & POLY 2	ROTARY:	The voices are assigned in cyclic manner; 7th key steals the voice from the 1st key.
BANK GROUP	GROUP A GROUP B	HOLD OFF HOLD ON	
TAPE CHECK LED	SAVE LED VERIFY LED	MIDI FUNCTION	
MIDI CH		Turns D/A outp	out to 0V

Pressing BANK buttons also evokes Test Program and sets the front panel controls as below. PATCH buttons have no effects in the test mode.

ВА	TEST	LF	•о				DC	)				Н			V	CF			VC	Α		EI	٧V		С
N N O.	FUNCTION	R A T E	D E L A Y	R A N G E	П	м	S U B	N O I S E	L F O	P W M	PWM MODE	F	F R E Q	R E S O	E N V	ENV POLA	L F O	K Y B D	7/7	L E V E L	А	D	S	R	H O R U S
1	VCA OFFSET	5	0	8′			0	0	0	0	М	1	10	0	0	N	0	10	$\sim$	5	0	0	0	0	0
2	SUB OSC	5	0	8′			10	0	0	0	М	1	10	0	0	N	0	10	$\sim$	5	0	0	10	0	0
3	VCA GAIN VCF	5	0	8′			0	. 0	0	0	M	1.	6.3	10	0	N	0	10	$\sim$	5	0	0	10	0	0
4	$\mathcal{M}$	5	0	8′		ON	0	0	0	0	М	1	10	0	0	N	0	10	$\sim$	5	0	0	10	0	0
5	PWM 50%	5	0	8′	ON		0	0	0	0	М	1	10	0	0	N	0	10	$\sim$	5	0	0	10	0	0
6	NOISE LEVEL	5	0	8′			0	10	0	0	М	1	10	0	0	N	0	10	$\sim$	5	0	0	10	0	0
7	VCF HIGH LOW	5	0	8′			0	0	0	0	М	1	10	10	0	N	0	10	7	5	0	0	10	0	0
8	RE-TRIGGER	5	0	8′	ON		0	0	0	0	M	1	10	0	0	N	0	10	7	5	0	1.3	0	1.3	0

Not all TEST FUNCTIONs are involved in the adjustment.

Edit functions also are active in test mode; when an edit is made, display window lights a dot. To return to the test mode, press the same BANK button again.

## 2. DCO CV OFFSET (MODULE BOARD)

Test instrument: Voltmeter (1mV resolution)

Test point: TP3

Key assignment: POLY 1 (UNISON during test

mode).

2-1. Press MIDI CH button; D/A converter turns its output to 0V.

### CAUTION

Pressing any key on the keyboard releases MIDI CH, letting the D/A to develop voltage according to that key. Press MIDI CH again to defeat the key voltage.

- 2-2. Adjust VR33 for 0V reading.
- 2-3. Leave MIDI CH ON for the next adjustment 3.

# 3. VCA BIAS (MODULE BOARD)

Test instrument: Voltmeter (1mV resolution)

Test point: TP

Key assignment: POLY 1 (UNISON during test

mode).

- 3-1. Press MIDI CH. Refer to "CAUTION in 2-1".
- 3-2. Adjust VR34 for a reading within +0.25V to +0.27V.

# 4. VCA OFFSET (MODULE BOARD)

Test instrument: Oscilloscope

Test point.

TP8 (CH1) to TP13 (CH6)


BANK:


Key assignment: POLY 1 (UNISON during test

mode)

4-1. Adjust the following trimmers, respectively, for the minimum thumps.

VR NO. 30 25 20 15 10 5 CH NO. 1 2 3 4 5 6







### 5. VCF RESONANCE (MODULE BOARD)

### CAUTION

This adjustment must be done after 10 minutes has passed and after 3. VCA BIAS has been finished.

Test instrument: Oscilloscope

Test point:

TP19 (CH1) to TP14 (CH6)

POLY 1 (UNISON during test

Key assignment:

BANK:

5-1. While holding down C4 key, adjust the trimmers listed below, respectively, for 4.8Vp-p sine wave.

mode).

VR NO. CH NO. 2

### 6. VCA GAIN (MODULE BOARD)

### CAUTION

This adjustment must follow 5. VCF RESONANCE.

Test instrument: Oscilloscope

Test point:

TP8 (CH1) to TP13 (CH6)

POLY 1 (UNISON during test Key assignment:

mode)

BANK: 3

6-1. While holding down C4 key, adjust the following trimmers, respectively, for 6Vp-p sinewave.

VR NO.	27	22	17	12	7	2
CH NO.	1	2	3	4	5	6

### 7. VCF FREQUENCY (MODULE BOARD)

### CAUTION

This adjustment must be performed after 10-minute warmup has passed.

Test instrument: Test point:

Frequency counter or Tuner

TP8 (CH1) to TP13 (CH6), or

OUTPUT

Key assignment:

POLY 1 (UNISON during test mode) or POLY 1 + POLY 2

(ROTARY during test mode) --

when checking at OUTPUT

BANK:

7-1. While holding C4 key, adjust the trimmers listed below, respectively, for 248Hz (B3 pitch).

VR NO. 29 24 CH NO. 2

### 8. VCF WIDTH (MODULE BOARD)

Perform this adjustment after at least 10-minute warm-

Test instrument:

Frequency counter or Tuner

Test point:

TP8 (CH1) to TP13 (CH6), or **OUTPUT** (tuner method)

Key assignment:

POLY 1 or POLY 1 + POLY 2 (OUTPUT)

BANK:

8-1. Holding C6 key down, adjust each trimmer listed below respectively for 992Hz (equal to B5 note).

VR NO. 23 CH NO.

NOTE: Procedures 7 and 8 interact. Repeat the steps in both paragraphs until satisfactory result is obtained (within  $\pm$  10 cents on the tuner).

### 9. NOISE LEVEL (MODULE BOARD)

### CAUTION

6. VCA GAIN must have been finished before this adjustment is performed.

Test instrument: Oscilloscope Test point:

POLY 1 Key assignment:

BANK:

9-1. Holding any key on the keyboard down, adjust

TP8

VR32 for 4Vp-p on the scope.



### 10. PWM (MODULE BOARD)

### CAUTION

2. DCO CV OFFSET must have been finished.

### 50%


Test instrument: Oscilloscope

Test point: TP8 (CH1) to TP13 (CH6)

Key assignment: POLY 1

BANK:

10-1. While holding C4 key down, adjust VR31 for a 50% duty cycle.




Tolerance: 48-52%


10-2. Confirm that the duty cycles of the rest channels (TP9 - TP13) are within 48 - 52%.

### 95%

10-3. Holding C4 key down, confirm that duty cycle of all channels are within 93 - 97% with PWM set at 10.

NOTE: If, incidentally, the PWM knob has been set at 10, lower it then raise to 10 again.





### 11. CHORUS BIAS (JACK BOARD)


Test instrument: Test point:

Oscilloscope, Audio generator TP1 (CH1), TP2 (CH2)

VCA LEVEL: CHORUS:

11-1, Feed 10Vp-p. 1kHz, sine wave into TP2 of the MODULE BOARD.

11-2. Adjust VR1 (CH1) and VR2 (CH2) on the JACK Board respectively so that positive and negative halve are symmetrical with respect to the center horizontal line.



### 12. LOAD OFFSET (JACK BOARD)

Test instrument:

Voltmeter with 1mV resolution

TP5 Test point:

12-1, Adjust VR3 for 0mV reading.

### 13. MIDI FUNCTION SWITCH CHECK

13-1. Verify the following with FUNCTION set at respective position.

I: only VERIFY LED lights

II: only SAVE LED lights

Ⅲ: no LEDs light

### **MIDINOTES**

### **GENERAL PRECAUTIONS ON MIDI CONNECTION**

Although all MIDI instruments function to MIDI specification, some precautions must be taken for satisfactory operation.

This is mainly due to MIDI revision. One of primary procedures to be correctly followed is setting of "Channel Mode" otherwise MIDI function fails from the beginning. Also remember that MIDI information is effective only when receiving device can recognize a given message and has software and hardware that duplicate function defined by the message.

On power up most Roland products complying with MIDI specification 1.0 default to OMNI ON, POLY. On the contrary, they transmit OMNI OFF and POLY mode messages from MIDI OUT jack. The reason is as follows.

	MODE	RECEIVER
1	OMNI ON POLY	Voice messages are received from all Voice Channels and assigned to voices polyphonically.
2	OMNI ON MONO	Voice messages are received from all Voice Channels, and control only one voice, monophonically.
3	OMNI OFF POLY	Voice messages are received in Voice Channel N only, and are assigned to voices polyphoni- cally.
4	OMNI OFF MONO	Voice messages are received in Voice Channels N thru N+M-1, and assigned monophonically to voices 1 thru M, respectively. The number of voices M is specified by the third byte of the Mono Mode Message.

N: Basic Channel

This is an inherent channel of an instrument, which cannot be changed by MIDI messages but may be changed by the panel function on the instrument.

The JUNO-106 has channel selections on the front panel.

Receiving instrument must be reset to OMNI OFF mode when it is to accommodate voice messages sent over the channel to which it is currently assigned while other voice messages are present in other channels. (Example. a system consists of one master and more than one slave, each assigned to different channel.) However, some instruments are incapable of changing modes on the front panel and need external OMNI OFF message.

To cure this problem a system including such instruments as slaves should be configured as below.

MASTER (1st slave)
capable of producing OMNI OFF message (or POLY, see NOTES)
1. on panel or other means at desir-

ed time

2. on power up

SLAVE(s)

incapable of turning to OMNI OFF mode by itself

In the above combination:

- Slave must be powered ON before the master is turned ON. (When the second slave connects to MIDI OUT of the first slave, it is the first to be turned ON.)
- Master and Slave(s) must be set in the same channel since mode messages will be recognized by the slave only when set in the channel to which the slave's receiver has been assigned.

### NOTES:

- Roland products with preliminary MIDI turn to OMNI OFF upon receiving POLY mode ON.
- 2. JUNO-106 transmits OMNI OFF and POLY messages on power-up.

### MIDI IMPLEMENTATION

April 11, 1984

### 1. TRANSMITTED DATA

### 1-1. When MIDI FUNCTION is at 1.

Note events, Hold on/off and Channel Mode messages are sent.

Status	Second	Third	Description
1001 nnnn	0kkk kkkk	0100 0000	Note on
1001 nnnn	0kkk kkkk	0	Note off
1011 nnnn 1011 nnnn	0100 0000 0100 0000	0111 1111 0	Hold on from rear panel jack Hold off
1011 nnnn	0111 1011	0	ALL NOTE OFF *2 OMNI OFF *1 POLY *1
1011 nnnn	0111 1100	0	
1011 nnnn	0111 1111	0	

NOTE: nnnn: MIDI channel number - 1, (if ch-1, nnnn = 0000)

- \*1 On power up or when MIDI channel number is set.
- \*2 When all Notes are turned Off.

### 1-2. When MIDI FUNCTION is at 2.

Messages to be sent with FUNCTION set at 1, Program Change, Bender and LFO Modulation are sent.

Status	Second	Third	Description
1100 nnnn	Оррр рррр		Program Change Group-A: 0 - 63 Group-B: 64 - 127
1110 nnnn	0bb0 0000 'LSB)	Obbb bbbb (MSB)	Pitch Bender MSB LSB MAX (high) 127 96 CENTER 64 0 MIN (low) 0 0
1011 nnnn 1011 nnnn	0000 0001 0000 0001	0111 1111	LFO Modulation On LFO Modulation Off

### 1-3. When MIDI FUNCTION is at 3.

Messages to be sent with FUNCTION set at 1, Bender, LFO Modulation and Exclusive Messages are sent.

### 2. RECOGNIZED RECEIVE DATA

### 2-1. When MIDI FUNCTION is at 1.

When power is first applied, receiver's mode is set to OMNI ON, POLY. Notes events, Hold on/off and Channel Mode Messages are recognized.

Statu	IS	Sec	ond	Thi	ird	Description
1000 r 1001 r		0kkk 0kkk		0vvv 0000		Note OFF, velocity ignored Note OFF kkkkkkk = 0 - 127 (24 - 108)
1001 n	innn	0kkk	kkkk	0vvv	vvvv	Note ON kkkkkkk = 0 - 127 (24 - 108 vvvvvvv = 1 - 127, velocity ignored
1011 n 1011 n		0100 0100		0vvv	0 vvvv	hold OFF hold ON vvvvvvv = 1 - 127
1011 m 1011 m 1011 m 1011 m	nnn innn innn	0111 0111 0111 0111 0111	1100 1101 1110	Ommm	0 0 0 mmmm 0	ALL NOTES OFF OMNI OFF OMNI ON MONO POLY

NOTES: Mode messages (123 - 127) are also recognized as ALL NOTES OFF. The JUNO-106 does not respond to MONO mode select.

Mode messages are recognized as follows:

	POLY (\$7F)	MONO (\$7E) mmmmmmm = 1	MONO (\$7E) mmmmmmm <> 1
OMNI OFF (\$7C)	OMNI = OFF	OMNI = OFF	OMNI = ON
	POLY	POLY	POLY
OMNI ON (\$7D)	OMNI = ON	OMNI = ON	OMNI = ON
	POLY	POLY	POLY

Recognized channels are as follows:

Mode	Voice messages	Mode messages
OMNI OFF mode	basic channel only	basic channel only
OMNI ON mode	all channels	basic channel only

### 2-2. When MIDI FUNCTION is at 2.

Messages to be recognized with FUNCTION set at 1, Program Change, Bender and LFO Modulation are recognized.

Status	Second	Third	Description		
1100 nnnn	Оррр рррр		Program Change 0 - 63 : Group-A 11-88 64 - 127 : Group-B 11-88		
1110 nnnn	0ь00 0000	Овьь вььь	Pitch Bender LS 6 bits are ignored		
1011 nnnn	0000 0001	0000 0000	LFO Modulation v = 0 (min) 127 (max)		

NOTE: Sensitivity of the pitch bender and modulation can be adjusted at the receiver.

### 2-3. When MIDI FUNCTION is at 3.

Messages to be recognized with FUNCTION set at 2 and EXCLUSIVE messages are recognized.

### 3. EXCLUSIVE MESSAGES

3-1. When Group, Bank or Patch number is changed.

Byte		Description
a 1111 0000 b 0100 0001 c 0011 0000 d 0000 nnnn e 0xxx xxxx f 0zzz zzzz		Exclusive Roland ID# function type N+1 = MIDI channel, N = 0 - 15 Program number 0 - 127 value 0 - 127 (18 bytes total for values)
g 1111 0111	\$F7	EOX
***	Example ***	
		e f f
	f 19 34 3B 20	g 56 28 00 1A 18 F7

3-2. When Manual Button is pressed.

Byte		Description			
a 1111 0000 b 0100 0001 c 0011 0001 d 0000 nnnn e 0000 0000 f 0zzz zzzz	\$41 \$31 \$0N \$00	Exclusive Roland ID function type N+1 = MIDI channel, N = 0 - 15 Number indicates "Manual" value 0 - 127 (18 bytes total for values)			
g 1111 0111	\$F7	EOX			
***	Example ***				
		e f f			
	f 7F 45 00 00	7F 00 00 2A 19 F7			

3-3. When pot(s) or switch(s) in the upper half of the front panel is manuplated.

	<u>B</u>	yte							Description	<u>n</u>			
b c d e	1111 0100 0011 0000 0yyy 0zzz 1111	0001 0001 nnnn yyyy zzzz	\$4 \$3	F0 41 32 ON			Exclusive Roland ID function type N+1 = MIDI channel, N = 0 parameter number 0 - 17 value 0 - 127 EOX						15
		***	Exa	mple	*:	k*							
			a F0	ь 41	c 32		e 03	f 04	g F7				

3-4. Parameter number table.

### \* Potentiometers

<u>p#</u>	Function	<b>p</b> #	Function
0	LFO rate	8	VCF LFO
1	LFO delay	9	VCF KYBD
2	DCO LFO	10	VCA level
3	DCO PWM	- 11	attack
4	noise level	12	decay
5	VCF cutoff	13	sustain
6	resonance	14	release
7	VCF ENV	15	sub level

### \* Switches

Bit	6	5	4	3	. 2	1	0
<b>p</b> #			Func	tion			
16	chorus 1: 1 0: 2	chorus 1: off 0: on	sawtooth 1: on 0: off	pulse 1: on 0: off	: : : :	range 100: 4' 010: 8' 001: 16'	
17	0		HP filte: 11: off: 10: 1: 01: 2: 00: 3	er	: VCA : 1: g : 0: E	gate 1: -	PWM 1: MAN 0: LFO



100222

PRODUCT AFFECTED:

JUNO-106

### TO SERVICE ENGINEERS:

### SUBJECT

### COUNTERMEASURE TO MEMORY BACK UP BATTERY

We inform you that we have taken a modification to JUNO-106 to set longer battery life than now from the serial number 437300 (last June production). This information is issured for solution you can apply to JUNO-106 with the serial numbers 437299 and before when you have a chance to repair it.

### PROBLEM

It was found that JUNO-106 is likely to break memory data in a short period as IC-4 40H000P on CPU BOARD draws a variance current ranging 250 micro ampere to zero.

### CAUSE & SOLUTION

The "floating" inputs (pins 4 and 5) of the unused section of IC-4 40H000P are the cause of this problem. The solution is that they should be connected to ground point by using a jumper wire. Please refer to the attached drawing.

NOTE: If you have a chance to repair JUNO-106 on any problem. please take the following steps, certainly.


STEP-1: Check whether the battery voltage is more than 2.8V or not.

STEP-2: If the battery voltage is less than 2.8V, please replace the battery with new one and then take above modification to CPU BOARD.

STEP-3: If the battery voltage is more than 2.8V, you do not need to replace the battery but need to take the modification.

NOTE: Before proceeding above steps, please save DATA (group A and B) into an external cassette tape to keep a memorized DATA.

### JUNO-106 MODIFICATION



NOTE: Firstly, connect a jumper wire to above ground point to prevent breaking IC from happening on, and then, connect the jumper wire to pins 4 and 5 of IC-4.



Pins 4 and 5 must be connected to grounding point by using a jumper wire.

2.

This document was cleaned, Service Bulletins added and made available as free download by synfo.nl

# Roland SERVICE INFORMATION

NO DATE 100229

Dec. 21, 1984

PRODUCT AFFECTED:

JUNO-106/MKS-30/GR-700

TO SERVICE ENGINEERS:

SUBJECT

IC AIQ-80017 FOR JUNO-106/MKS-30/GR-700

Recently there are many IC(AIQ-80017) faults on JUNO-106. So we checked this IC and found the following trouble points.

- 1) Obfected IC Lot: 41C and 42B lots
- 2) Problem: Leakage between jump wire and -15V line on IC. Poor soldering. Surface leakage etc....
- 3) Countermeasure: Must be replaced with the new one (the other lot).

So when you meet to repair the above model, please check this and replace it with the new one if necessary.

80017A | Roland - Indicated IC Lot no.